# **Moein Khazraee**

Senior Architect, NVIDI

💌 moein@csail.mit.edu | 🏾 moeinkhazraee.com | 🖸 mkhazraee | 🛅 mkhazraee

## Education

<ul> <li>Ph.D. Computer Science and Engineering UC SAN DIEGO</li> <li>Dissertation: "Reducing the development cost of customized hardware acceleration for cloud infrastructure"</li> <li>Advisor: Aaron Schulman, from June 2017</li> <li>Advisor: Michael Taylor, before his move to the University of Washington.</li> </ul>	2013 - 2020
Micro MBA RADY SCHOOL OF MANAGEMENT, UC SAN DIEGO <ul> <li>Technology Management and Entrepreneurism Certificate Program</li> </ul>	2017 - 2018
M.Sc. Computer Science UC SAN DIEGO • Specialization: Computer Architecture, Advisor: Michael Taylor	2013 - 2016
<b>B.Sc. Electrical Engineering</b> Sharif University of Technology • Specialization: Digital Systems	2008 - 2013

## **Research Experience**

#### Senior Architect

NVIDIA

• As an applied scientist I work on the intersection of networking and high performance computing and machine learning workloads.

#### Postdoctoral Scholar, Mentor: Manya Ghobadi

Massachusetts Institute of Technology

- Hardware framework for Silicon Photonics (SiP) Ongoing work: Developing a simulation framework to model SiP links between hardware accelerators. SiP is a rising physical layer technology for networks that offers Tbps bandwidth. I believe this is a key step to better understand and deploy SiP within our systems, and also the groundwork for optimization across the network stack.
- TopoOpt, Network topology customization for Machine Learning (ML): Developed a <u>cross-layer optimizer for parallelization strategy and</u> <u>network topology</u> that significantly reduces the training time at the same cost. Large scale ML clusters further benefit from this approach, and we show an implementation with currently-available commodity hardware. [NSDI 2023]

#### Research Assistant, Advisor: Aaron Schulman

UC San Diego

- Rosebud, Framework for FPGA-based network middle-boxes: Developed the first 200 Gbps framework for FPGA smartNICs that significantly reduces the development effort by using packet abstraction to separate hardware and software developments, while at the same time provides parallelization abstractions to increase throughput and hit line rate performance. [ASPLOS 2023]
- SparSDR, Framework for sparsity proportional Software Defined Radios: Developed a framework that significantly reduces the required bandwidth and processing power, by offloading channelization and activity detection to hardware. User can select the desired bands, and process the data only when there is an active transmission. This framework <u>unlocks the commodity modules</u> to become wide-band, and enables real-time processing on a low-end processor without losing universality of SDRs. [Mobisys 2019]
- SweepSense, Low-cost full spectrum monitoring: Developed a customized hardware accelerator that enables sweeping the frequencies, or more technically chirp a receiver's local oscillator. Alongside a modification to the circuit of a commodity radio module, this enabled sweeping the full 5GHz. Based on a novel algorithm our system <u>detects the communication type, at 500 times lower cost</u>. [NSDI 2019]

#### Software Engineer Intern, Mentor: Partha Ranganathan

Google, Sunnyvale

• Initial steps for the Google VCU chip: Collaborated with a group of engineers to <u>do due diligence for use of ASIC chips for YouTube</u> <u>transcoding workloads</u>. Also I was involved in evaluating the impact of a category of video encoding filters, and analyzing whether it should be implemented on the chip.

g workioaus.

Aug. 2022 - Present

Jun. 2020 - Present

Jul. 2017 - Jun. 2020

Apr. 2017 - Jul. 2017

#### Research Assistant, Advisor: Michael Taylor

UC SAN DIEGO

- Moonwalk, the first Model in academia for Non-Recurring Engineering (NRE) costs of developing ASICs: Developed a model and showed that technology node selection is a major tool for managing ASIC Cloud NRE, which is the main challenge for ASIC Clouds. This allows the designer to trade off an accelerator's excess energy efficiency and performance for lower total cost . [ASPLOS 2017]
- ASIC Clouds, Framework for building a TCO-optimal data center from ASIC chips: Specialized a fully customized hardware accelerator chip, customized circuit board, custom-designed cooling and power delivery systems, with tailored external memory and network. The goal is to optimize the Total Cost of Ownership, which determines the balance between performance and energy efficiency. [ISCA 2016]
- Promises and Perils in 3D Architecture Elaborated the opportunities for more efficient accelerators using 3D IC technology, in terms of performance and power. [Masters comprehensive exam]
- Vanilla bean, an Application-specific Instruction set Processor (ASIP): Designed and evaluated performance and power trade-offs for an ASIP, which was later used for the undergraduate computer architecture course.

### Grants & Fellowships\_

2021	Collaborator, NSF Collaborative Research (SHF Medium) Grant for \$1,200,000.	
	"Spatial Multi-Tenant Neural Acceleration for Next Generation Datacenters".	
2017-18	Recipient, Institute of Global Entrepreneurship fellowship, UC San Diego	
2015-16	Recipient, Qualcomm Fellow-Mentor-Advisor (FMA) Fellowship	
2013	Recipient, UC San Diego Computer Science and Engineering departmental fellowship	
Service	<u> </u>	
CSE Diversi	ty, Equity, and Inclusion Committee UC SAN DIEGO	Jan. 2017 - Jun. 2020
<ul> <li>I was part of with the go</li> <li>We divided committee</li> <li>I was also a</li> </ul>	of the initial effort to make a DEI committee specific to Computer Science and Engineering, bal of better understanding the challenges and to foster diversity within our department. I the DEI committee into 3 parts: Culture, Image and Recruitment. I was part of the Culture y, trying to improve the culture of diversity within the department. a member of the organizing committee for the <b>2019 Celebration of Diversity</b> day-long event.	
Cultural Ira	nian Student Association UC SAN DIEGO	Feb. 2014 - Sep. 2016
<ul> <li>The goal or to know m</li> <li>I was the or to introduce</li> </ul>	f this student organization is to help incoming Iranian students in settling down and getting ore people with similar backgrounds, and to feel included in the university community. rganization <b>president</b> in 2016, where we organized a student orientation session, and several celeb se our culture to non-Iranians, as well as to connect the student body to resources outside the unive	rations rsity.
Head and E	xecutive Director of the Promotion Committee Sharif University of Technology	2010 - 2012
<ul><li>Sharif Cup</li><li>Smart Grid</li></ul>	2012, the first Sharif Open Robotics Competition, Sep. 26-28, 2012 Conference, Oct. 19-21, 2010	
<b>Review Act</b>	ivities	2014 - Present
<ul><li>Journal/Co</li><li>Member of</li></ul>	onference Reviewer: IEEE TPDS, IEEE/ACM ToN, Computing Surveys SIGCOMM artifact evaluation committee for ACM CoNEXT 2019	
Publica	itions	
<u>M. Khazraee</u> , A <b>"Rosebud: M</b> a	A. Forencich, G. Papen, A. Snoeren, A. Schulman aking FPGA-accelerated Middlebox Development More Pleasant"	ACM ASPLOS, 2023 25% acceptance
W. Wang, <u>M. K</u> "TOPOOPT: C	<u>hazraee</u> , Z. Zhong., Z. Jia, D. Mudigere, Y. Zhang, A. Kewitsch, M. Ghobadi I <b>ptimizing the Network Topology for Distributed DNN Training"</b>	<i>USENIX NSDI, 2023</i> 18% acceptance
Y. Guddeti, R. S <b>"Towards Lov</b>	Subbaraman, <u>M. Khazraee</u> , A. Schulman, D. Bharadia <b>v-Cost, Ubiquitous High-Time Resolution Sensing for Terrestrial Spectrum"</b>	ACM GetMobile, 2020
M. B. Taylor, L. "ASIC Clouds:	Vega, <u>M. Khazraee</u> , I. Magaki, S. Davidson, D. Richmond <i>Com</i> <b>Specializing the Datacenter for Planet-Scale Applications</b> "	munications of the ACM, 2020
<u>M. Khazraee</u> , Y <b>"SparSDR: Sp</b>	′. Guddeti, S.Crow, A. Snoeren, K. Levchenko, D. Bharadia, A. Schulman <b>arsity-proportional Wideband SDRs"</b>	ACM Mobisys, 2019 23% acceptance
Y. Guddeti, R. S <b>"SweepSense</b>	Subbaraman, <u>M. Khazraee</u> , A. Schulman, D. Bharadia <b>:: Sensing 5 GHz in 5 Milliseconds with Low-cost SDRs"</b>	<i>USENIX NSDI, 2019</i> 11% acceptance

S. Xie, S. Davidson, I. Magaki, <u>M. Khazraee</u>, L. Vega, L. Zhang, M. B. Taylor "Extreme Datacenter Specialization for Planet-Scale Computing: ASIC Clouds" ACM SIGOPS OSR, 2018

M. Khazraee, L. V Gutierrez, I. Magaki, M. B. Taylor IEL <b>"Specializing a planet's computation: ASIC Clouds"</b>	EE Micro top picks, 2017
<u>M. Khazraee</u> , L. Zhang, L. V Gutierrez, M. B. Taylor "Moonwalk: NRE optimization in ASIC Clouds, or, accelerators will use old silicon"	ACM ASPLOS, 2017 18% acceptance
I. Magaki*, <u>M. Khazraee</u> *, L. V Gutierrez, M. B. Taylor (* equal contribution) <b>"ASIC clouds: specializing the datacenter"</b>	ACM/IEEE ISCA, 2016 19% acceptance
<u>M. Khazraee</u> (Masters comprehensive exam) <b>"Promises and Perils in 3D Architecture"</b>	UCSD, 2016
<u>M. Khazraee</u> , A. R. Zamani, M. Hallajian, S. P. Ehsani, H. A. Moghaddam, A. Parsafar, M. Shabany <b>"A novel hardware implementation for joint heart rate, respiration rate, and gait analysis applied to Body Area Network</b> ."	IEEE ISCAS, 2013
M. R. Homaeinezhad, M. Khazraee, <u>M. Khazraee</u> . <b>"An Open-Source High Speed C++/MEX Framework for the Detection and Delineation of Long Duration Ambulatory Holte HSEDF."</b>	IJIE, 2012 er ECG Events:
Patents	
<ul> <li>US20200326362A1, High resolution spectrum monitoring</li> <li>Y. R. Guddeti, D. Bharadia, M. Khazraee, A. Shalev, R. V. Subbaraman</li> </ul>	
Teaching Experience	
<ul> <li>Guest Lecturer UC SAN DIEGO</li> <li>Taught the session about reliable transmission for CSE 123, computer networks. In this lecture I presented the hardware architecture for error detection to give students some insight on the underlying hardware.</li> </ul>	Apr. 2019
<ul> <li>Graduate Teaching Assistant UC SAN DIEGO</li> <li>Teaching Assistant for Principals of Computer Architecture graduate course with 140 students. One of the two TAs in charge of homework, office hours, and the final course project.</li> </ul>	Fall 2014
<ul> <li>Co-Lead Sharif University of Technology</li> <li>Took the lead role in major overhaul of the Microprocessor Lab, and a member of the design group for the new course, "Embedded Systems' Laboratory".</li> </ul>	Winter 2013
<ul> <li>Teacher ALLAME HELLI 5 (NODET) JUNIOR HIGH SCHOOL</li> <li>Taught the "Computer Algorithms" summer course, and the "Web Programming" course for the academic year. (NODET: National Organization for Development of Exceptional Talents)</li> </ul>	2012 - 2013
<ul> <li>Instructor SHARIF UNIVERSITY OF TECHNOLOGY</li> <li>Instructor for hardware programming session, part of the "Logic Circuits and Digital Systems" course required for all undergraduate students (~200 per academic year). I was the instructor for every faculty member offering the course for three consecutive semesters, to continuously update and enhance the syllabus.</li> </ul>	2011 - 2013
Teaching Assistant       SHARIF UNIVERSITY OF TECHNOLOGY         • "Microprocessor Systems' Design"         • "Advanced Microprocessor Systems' Design"         • "Probability and Statistics for Engineering"         • "Object Oriented Programming"	2011-2013
<b>Co-Lead</b> Sharif University of Technology	Winter 2011
Revised experiments and instructions for Structure of Computer and Microprocessors Laboratory .	
<ul> <li>Laboratory Teaching Assistant SHARIF UNIVERSITY OF TECHNOLOGY</li> <li>"Structure of Computer and Microprocessors" (4 semesters)</li> <li>"Logic Circuits and Digital Systems" (2 semesters)</li> <li>"FPGA and ASIC Systems' Design"</li> <li>"Microprocessors Laboratory"</li> <li>"Principles of Electronics"</li> </ul>	2010-2013